View TZA3004HL_41389.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
TZA3004HL SDH/SONET data and clock recovery unit STM1/4 OC3/12
Objective specification File under Integrated Circuits, IC19 1998 Feb 09
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
FEATURES * Data and clock recovery up to 622 Mbits/s (STM1/OC3 and STM4/OC12) * Differential data input with 2.5 mV peak-to-peak typical sensitivity * Differential CML (Current-Mode Logic) data and clock outputs with 50 driving capability * Adjustable CML output level * Loop mode for system testing * BER related LOS detection * Few external components needed * LQFP48 plastic package * Power dissipation typical 370 mW * Single supply voltage. ORDERING INFORMATION TYPE NUMBER TZA3004HL PACKAGE NAME LQFP48 DESCRIPTION DESCRIPTION
TZA3004HL
The TZA3004HL is a data and clock recovery IC intended for use in SDH (Synchronous Digital Hierarchy) and SONET (Synchronous Optical Network) systems. The circuit recovers data and extracts the clock signal from an incoming bitstream up to 622 Mbits/s. It can be configured for use in STM1/OC3 and STM4/OC12 systems. APPLICATIONS * Data and clock recovery in STM1/OC3 and STM4/OC12 transmission systems (up to 622 Mbits/s).
VERSION SOT313-2
plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm
1998 Feb 09
2
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
BLOCK DIAGRAM
TZA3004HL
handbook, full pagewidth
LOS 39
SEL155 30 FREQUENCY DIVIDER 1 4/16
AREF 48
ENL 1
42 43 45 DATA AND CLOCK OUTPUT 46 6 7 3 4
DCSQ
36
DOUT DOUTQ COUT COUTQ DLOOP DLOOPQ CLOOP CLOOPQ
33 DIN 34 DINQ ALEXANDER PHASE DETECTOR
TZA3004HL
enable 21 22 FREQUENCY WINDOW DETECTOR (1000 ppm)
CREF CREFQ
+
dt
130 pF
proportional path VCRO
integrating path
130 pF POWER CONTROL 37
PC
17
2, 5, 8, 10, 11, 14, 17, 20, 23, 26, 29, 32, 35, 38, 41, 44, 47
FREQUENCY DIVIDER 2 64/128 12 LOCK 9 REF19 24 REF39 16 15
2 25, 31
MGK140
GND
CAPDOQ CAPUPQ
VEE
Fig.1 Block diagram.
1998 Feb 09
3
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
PINNING SYMBOL ENL GND CLOOP CLOOPQ GND DLOOP DLOOPQ GND REF19 GND GND LOCK i.c GND CAPUPQ CAPDOQ GND i.c. i.c. GND CREF CREFQ GND REF39 VEE GND VEE VEE GND SEL155 VEE GND DIN DINQ GND i.c. PC GND LOS i.c. 1998 Feb 09 PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 loop mode enable input (active low) ground clock output in loop mode (differential) inverted clock output in loop mode (differential) ground data output in loop mode (differential) inverted data output in loop mode (differential) ground reference frequency select input (see Table 2) ground ground phase lock detection output internally connected (leave open) ground external loop filter capacitor external loop filter capacitor return ground internally connected (leave open) internally connected (leave open) ground reference clock input (differential) inverting reference clock input (differential) ground reference frequency select input (see Table 2) negative supply voltage ground negative supply voltage negative supply voltage ground STM mode select input (see Table 1) negative supply voltage ground data input (differential) inverting data input (differential) ground internally connected (leave open) negative power supply control signal output ground loss-of-signal detection output internally connected (leave open) 4 DESCRIPTION
TZA3004HL
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
SYMBOL GND DOUT DOUTQ GND COUT COUTQ GND AREF PIN 41 42 43 44 45 46 47 48 ground data output in normal mode (differential) inverted data output in normal mode (differential) ground clock output in normal mode (differential) inverted clock output in normal mode (differential) ground DESCRIPTION
TZA3004HL
reference voltage input for controlling voltage swing on data and clock outputs
46 COUTQ
45 COUT
42 DOUT
48 AREF
handbook, full pagewidth
43 DOUTQ
38 GND
41 GND
44 GND
47 GND
39 LOS
40 n.c.
37 PC
ENL
1
i.c. 36 DCSQ
35 GND 34 DINQ 33 DIN 32 GND
GND 2 CLOOP 3 CLOOPQ 4 GND 5 DLOOP 6 DLOOPQ 7 GND 8 REF19 9 GND 10 GND 11 LOCK 12
TZA3004HL
31 VEE 30 SEL155 29 GND
VEE 28 n.c. VEE 27 n.c.
26 GND 25 VEE REF39 24 CREF 21
CAPUPQ 15
CAPDOQ 16
CREFQ 22
n.c. 13
GND 14
GND 17
n.c. 18
n.c. 19
GND 20
GND 23
MGK139
Fig.2 Pin configuration.
1998 Feb 09
5
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
FUNCTIONAL DESCRIPTION The TZA3004HL recovers data and clock signals from an incoming high speed bitstream. The input signal on DIN, DINQ is buffered and amplified by the input circuitry. The signal is then fed to the Alexander phase detector where the phase of the incoming data is compared with that of the internal clock. If the signals are out of phase, the phase detector generates (UP or DOWN) correction pulses that shift the phase of the VCRO (Voltage Controlled Ring Oscillator) output in discrete amounts, , until the clock and data signals are in phase. The technique used is based on principles first proposed by J.D.H. Alexander, hence the phase detector's name. The eye pattern of the incoming data is sampled at three instants A, T and B (see Fig.3). When clock and data signals are synchronized (locked), A is in the centre of the data bit, T is in the vicinity of the next transition, and B is in the centre of the bit following the transition. If the same level is recorded at both A and B, a transition has not occurred and no action is taken regardless of the value at T. If A and B are different, however, a transition has occurred and the phase detector uses the value at T to determine whether the clock was too early or too late with respect to the data transition. If A and T are the same, but different from B, the clock was too early and needs to be slowed down a little. The Alexander phase detector then generates a DOWN pulse which stretches a single output pulse from the ring oscillator by approximately 0.25% (or 4 ps in STM4 mode; 4 ps is 0.25% of the 1.608 ns bit period). This forces the VCRO to run at a slightly lower frequency for one bit period. The phase of the clock is thus shifted fractionally with respect to the data. If, on the other hand, B and T are the same but different from A, the clock was too late and needs to be speeded up for synchronization. The phase detector generates an UP pulse forcing the VCRO to run at a slightly higher frequency (+0.25%) for one bit period. The phase of the clock is shifted with respect to the data (as above, but in the opposite direction). Only the proportional path is active while these phase adjustments are being made. Because the instantaneous frequency of the VCRO can be changed only in one of two discrete steps (0.25%), this type of loop is also known as a Bang/Bang PLL. If not only the phase but also the frequency of the VCRO is incorrect, a long train of UP or DOWN pulses will be generated. This pulse train is integrated to generate a control voltage that is used to shift the centre frequency of the VCRO. Once the correct frequency has been established, the phase will need to be adjusted for synchronization. The proportional path adjusts the phase 1998 Feb 09 6
TZA3004HL
of the clock signal, while the integrating path adjusts the centre frequency. The frequency window detector checks that the VCRO frequency is within a 1000 ppm (parts per million) window around the required frequency. It compares the output of frequency divider 2 with the reference frequency at CREF, CREFQ (19.44 MHz or 38.88 MHz as available; see Table 2). If the VCRO frequency is found to be outside this window, the frequency window detector disables the Alexander phase detector and forces the VCRO output to a frequency within the window. The phase detector then starts acquiring lock again. Because of the loose coupling (1000 ppm), the reference frequency doesn't need to be highly accurate or stable. Any crystal based oscillator that generates a reasonably accurate frequency (e.g. 100ppm) )will do. Since sampling point A is always in the centre of the eye pattern when the data and clock signals are in phase (locked), the values recorded at this point are taken as the retrieved data. The data and clock signals are available at the CML output buffers, which are capable of driving a 50 load.
handbook, halfpage
DATA
A CLOCK
T
B
MGK143
Fig.3 Data sampling.
Power Control (PC) The TZA3004HL contains an on-board voltage regulator. An external power transistor is needed to deliver supply current, IEE, to this circuit. The required external circuit is straightforward, and can be built using a few components. A suitable circuit is depicted in Fig.4. A different configuration could be used, as long as the power supply rejection ratio is greater than 60 dB for all frequencies. The inductor is a (lossy) 1 H RF-choke (EMI) with an impedance greater than 50 at frequencies higher than 2 MHz. Any transistor with a > 100 and enough current sink capability can be used. The TZA3004HL can also be used with a -5V or -5.2V supply voltage. The only adaption that has to be made to the Power Control circuit is resistor R of 2. This should be 6.8 with a -5V supply and 8.2 with a -5.2V supply.
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
TZA3004HL
handbook, full pagewidth
BAND GAP REFERENCE
POWER CONTROL 100 nF 2 VEE PC
> 100
1 k
2
1 k
3.3 nF
1 F 1 H
MGK141
-4.5 V
Fig.4 Schematic diagram of TZA3004HL power control loop.
Output amplitude reference (AREF) The voltage swing at the CML compatible output stages DOUT, DOUTQ; COUT, COUTQ; DLOOP, DLOOPQ and CLOOP, CLOOPQ can be controlled by adjusting the voltage at the AREF pin. An internal voltage divider of 500 and16 k between GND and VEE initially fixes this level. In most applications the outputs will be DC coupled to a load, which can be as low as 50 (0.20%). The output level regulation circuit will maintain a 200 mV peak-to-peak single-ended swing across this load. The voltage at AREF is half the single-ended peak-to-peak value of the output signal (or -100 mV in this case). No adjustments are necessary with DC coupling. If the outputs are AC coupled, however, the voltage at AREF is half the single-ended peak-to-peak value of the RL + Ro output signal multiplied by a factor ------------------RL where R L is the external load and Ro is the output impedance of the TZA3004HL. To maintain a 200 mV peak-to-peak single-ended swing across a 50 AC coupled load, the voltage at AREF must - 100 mV x ( 50 + 100 ) be ------------------------------------------------------------------------ = - 300 mV . 50 1998 Feb 09 7
This can be achieved by connecting a 7.3 k resistor between AREF and VEE. The formulae for calculating the required voltage at AREF and the external resistance needed between AREF and VEE when the outputs are AC coupled are: RL + Ro 1 V AREF = - ------------------- x -- V swing -RL 2 and: V EE R1 x ---------------- - 1 V AREF = -------------------------------------------------------------- R1 V EE 1 - ------- x ---------------- - 1 R2 V AREF (1)
R AREF
(2)
where R1 = 500 , R2 = 16 k and VEE = -3.3 V. RAREF is connected between AREF and VEE.
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
Loop mode enable (ENL) Loop mode is provided for system testing. Loop mode is enabled by applying a voltage lower than 0.8 V (TTL LOW) to the ENL pin. This selects loop mode outputs DLOOP, DLOOPQ and CLOOP, CLOOPQ. If a voltage greater than 2.0 V (TTL HIGH) is applied to ENL, then DOUT, DOUTQ and COUT, COUTQ are switched in while DLOOP, DLOOPQ and CLOOP, CLOOPQ are disabled to minimize power consumption. If ENL is connected to VEE (-3.3 V), all outputs are enabled. External capacitor for loop filter (CAPUPQ; CAPDOQ) The loop filter is an integrator with a built in capacitance of 2 x 130 pF. An external 200 nF capacitance must be connected between CAPUPQ and CAPDOQ to ensure loop stability while the frequency window detector is active. Lock detection (LOCK) The LOCK pin should be interpreted as an indication if the reference clock (CREF) is present and if the acquisition aid (frequency window detector) is working properly. The LOCK pin is an open collector TTL output and should be pulled up with a 10k resistor to the positive supply. If the VCO frequency is within a 1000 ppm window around the desired frequency the LOCK pin will go HIGH. If no reference clock is present, or the VCO is outside the 1000 ppm window, the LOCK pin will be LOW. The logic level of LOCK does not indicate if the PLL is locked onto the incoming data; this is indicated by the LOS signal. STM mode selection (SEL155) SEL155 should be connected to VEE for STM1/OC3 (155.52 Mbits/s) operation. For STM4/OC12 (622.08 Mbits/s) systems, SEL155 should be connected to GND. The connections to VEE and GND should have low resistance and inductance. Short PCB tracks are recommended. Table 1 STM Mode Select BIT RATE Mbits/s 155.52 622.08 DIV # 16 4 SEL155 VEE GND Table 2 Loss-of-signal detection (LOS)
TZA3004HL
The Loss of Signal (LOS) function is closely related to the Alexander Phase Detector functionality. Refer to Fig.3 for the meaning of A,B and T in this section. In the functional description it is described that the phase detector doesn't take any action if the value at sample points A and B is the same, because there hasn't been any transition. However, if the values at A and B are the same, but different from T, this still means there hasn't been any transition, but somehow T got the wrong value. This is probably due to noise or bad signal integrity, which will lead to a Bit Error. Hence the occurrence of this particular situation is an indication for Bit Errors. If too many of these Bit Errors occur per time and the PLL is gradually losing lock, the LOS alarm is asserted. The LOS assert level is around a Bit Error Rate (BER) of 510-2 and the de-assert level is around BER of 110-3. The LOS detection is BER related, but neither dependent of datastream content, nor protocol. Therefore, a SDH/SONET datastream is no prerequisite for a proper LOS function. Since the LOS function of the TZA3004HL is derived from digital signals, it is a good supplement to an analog, amplitude based, LOS indication. The LOS alarm is an open collector TTL compatible output. A pull-up resistor should be connected to a positive supply. LOS will be HIGH (TTL) if the data signal is absent at DIN, DINQ or BER is > 510-2, otherwise it will be LOW (BER < 110-3). Reference frequency select (REF19, REF39) A reference clock signal (either 19.44 MHz or 38.88 MHz, whichever is available) must be connected to CREF and CREFQ. Pins REF19 and REF39 are used to select the appropriate output frequency at frequency divider 2. Since the reference clock is only used as acquisition aid for the PLL (Frequency Window Detector), the quality of the reference clock is not important. There is no phase noise specification imposed on the reference clock generator and even frequency stability may be in the order of 100 ppm. In general most inexpensive crystal based oscillators are suitable. Reference Frequency Select DIV # 64 128 REF19 VEE GND REF39 VEE VEE
MODE STM1 STM4
FREQUENCY MHz 38.88 19.44
1998 Feb 09
8
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
POSITIVE SUPPLY APPLICATION Due to the versatile design of the TZA3004HL, the device can also operate in a positive supply application, although some pins have a different mode of operation. This section deals with these differences and supports the user with successful application of the TZA3004HL in a +5V environment. A sample application diagram can be found in figure 4. Note that all GND pins are now connected to VCC. All VEE pins are not connected to ground, but to pin 25, the regulated voltage from the power controller. Loop mode and normal mode output select (ENL) In a positive supply application, the default RF output will be the LOOP MODE outputs. Due to the decoding logic at the ENL pin, it is only possible to select the pins DLOOP(Q) and CLOOP(Q) as outputs or enable all outputs. If ENL is connected to VCC (+5V), the LOOP MODE outputs are active. All outputs become active If ENL is connected to pin VEE (the voltage on pin 25 is Table 3 LOS and LOCK indication for positive supply DESCRIPTION Loss-of-signal; BER >5 10-2 10-3 No loss-of-signal; BER < 1
TZA3004HL
approximately 3.3V below VCC). Beware not to connect ENL to ground, this would destroy the IC. In the positive supply application the NORMAL MODE outputs can not be selected anymore. Loss of signal detect and Lock detect (LOS & LOCK) In the negative supply application, LOS and LOCK are open collector outputs, that require pull-up resistors to a positive supply. In the positive supply application, the pull-up voltage would be higher then the positive supply and the LOS and LOCK signals would not be TTL compatible. The internal circuit at pins LOS and LOCK can however be used in a current mirror configuration. It requires only an external PNP transistor, BC857 or equivalent, to mirror the current. A 10k pull-down resistor to ground yields a TTL compatible signal again, albeit inverted. The table below shows the meaning of the LOS and LOCK flag, when used according to the application schematic of figure 4.
SIGNAL LOS active LOS inactive LOCK active LOCK inactive Divider settings
LEVEL 0V (ground) +5V (VCC) 0V (ground) +5V (VCC)
TTL LOW HIGH LOW HIGH
Reference clock present and VCO in 1000 ppm window No reference clock present or VCO outside 1000 ppm window
The reference frequency dividers and the STM mode selectors still operate the same in a positive supply application. The only difference is that pins formerly connected to GND (ground) should now be connected to VCC (+5V), whereas pins connected to VEE still should be connected to pin VEE (pin 25). Connection to ground (0V) will damage the IC. RF input/outputs All RF inputs, outputs and internal signals of the TZA3004HL are referenced to the most positive supply,
pins GND. In the positive supply application, this means all RF signals are referenced to VCC. Therefore a clean VCC rail is of ultimate importance for proper RF performance. The best performance is obtained when the transmission line reference plane is also decoupled to the VCC. Careful design of VCC and good decoupling schemes should be taken into account. While designing the printed circuit board, bear in mind that the VCC has become what was formerly ground.
1998 Feb 09
9
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134). SYMBOL VEE Vn DC voltages pins 3, 4, 6, 7, 21, 22, 33, 34, 42, 43, 45, 46 pins 1, 12, 39 pins 9, 24, 30, 37, 48 pins 15, 16 In input current pin 1 pins 21, 22, 33, 34 Ptot Tamb Tj Tstg total power dissipation ambient temperature junction temperature storage temperature - -20 - -40 -40 -65 1 +10 700 +85 +110 +150 -1 VEE - 0.5 VEE - 0.5 VEE + 0.5 +0.5 +5.5 +0.5 -0.5 PARAMETER negative supply voltage -6 MIN. +0.5 MAX.
TZA3004HL
UNIT V
V V V V
mA mA mW C C C
THERMAL CHARACTERISTICS SYMBOL Rth(j-s) Rth(j-a) Note 1. Thermal resistance from junction to ambient is determined with the IC soldered on a standard single sided 57x57x1.6mm FR4 epoxy PCB with 35m thick copper traces. The measurements are performed in free air. PARAMETER thermal resistance from junction to solder point thermal resistance from junction to ambient in free air CONDITIONS VALUE 46 67 UNIT K/W K/W
1998 Feb 09
10
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
TZA3004HL
CHARACTERISTICS External supply voltage = -4.5 V; Tamb = -40C to +85C; Typical values at Tamb=25C; all voltages referenced to GND. SYMBOL Supply VEE IEE P negative supply voltage negative supply current power dissipation input voltage (peak-to-peak) (2)(3) input sensitivity (peak-to-peak) input offset voltage input voltages single ended input impedance(2)
(2)(4)
PARAMETER
CONDITIONS
MIN. -3.50 - -
TYP. -3.30 112 370
MAX. -3.10 155 550
UNIT
note 1 open outputs
V mA mW
Data and Clock inputs: DIN, DINQ and CREF, CREFQ Vi(p-p) Vsens(p-p) VIO VI, VIQ Zi Vo(p-p) VO, VOQ Zo tr, tf 50 measurement system 7 - -3 -600 - 50 measurement system 170 50 -600 - differential - - note 8 50 -110 -84 1 - 2.0 -0.6 - 116 54 80 -100 -60 - - - - - - - 110 -90 -42 3.5 ps ps ps 200 2.5 0 -200 50 450 7 +3 +250 - mV mV mV mV
Data and Clock outputs: DOUT, DOUTQ; DLOOP, DLOOPQ; COUT, COUTQ and CLOOP, CLOOPQ voltage swing (single ended)(6) voltage swing (single ended) output voltages single ended output impedance rise/fall time data outputs clock outputs td VAREF gm IO VIL VIH VOL VOH data to clock delay Output amplitude adjustment: AREF output amplitude reference voltage floating pin mV
(7)
200 - - 100
210 400 0 -
mV mV mV
Power Control output: PC transconductance output current mA/V mA
Loop mode enable input: ENL LOW-level input voltage HIGH-level input voltage 0.8 - - 3.3 V V
Phase lock and loss-of-signal indicators: LOCK and LOS HIGH-level output voltage LOW-level output voltage note 9 note 9 V V
1998 Feb 09
11
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
SYMBOL ta td BERLOS PARAMETER LOS assert time LOS de-assert time LOS assert Bit Error Rate LOS de-assert Bit Error Rate PLL Characteristics tacq Jtol(p-p)(5) acquisition time jitter tolerance (peak-to-peak) CREF = 19.44 MHz CREF = 38.88 MHz STM1/OC3 mode f = 6.5 kHz f = 65 kHz f = 1 MHz STM4/OC12 mode f = 25 kHz f = 100 kHz f = 250 kHz f = 1 MHz f = 5 MHz TDR Notes 1. Typical supply voltage for the voltage regulator is -4.5 V (see Fig.4). transitionless data run note 6 1.5 0.7 0.15 0.15 0.15 - >5 3 1.3 0.50 0.35 2000 1.5 0.15 0.15 >5 1.3 0.8 - - 50 100 CONDITIONS note 10 - - - - MIN. TYP. 0.1 10
TZA3004HL
MAX. - - - -
UNIT s s BER BER s s UI UI UI UI UI UI UI UI bits
5 10-2 1 10-3
200 200 - - - - - - - - -
2. It is assumed that both CML inputs carry a complementary signal with the specified peak-to-peak value. (true differential excitation) 3. The specified input voltage range is the guaranteed and tested range for proper operation; BER <10-10. 4. An input sensitivity for BER <10-10 of 7 mVpp is guaranteed. Typical input sensitivity for BER <10-10 is 2.5mVpp. 5. CML inputs are terminated internally using 50 on-chip resistors to ground (GND). 6. Output voltage range with default reference voltage on AREF (floating pin). 7. Output voltage range with adjustment of voltage on AREF (see section "Output amplitude reference (AREF)"). 8. Data to clock delay according to figure 7. Measured with 1010 data pattern, single ended output signals and rising edge of COUT to DOUT or CLOOP to DLOOP. Note that small deviations from specified value are possible if differentially measured. 9. External 10 k pull-up resistor to +3.3 V. 10. LOS assert/de-assert timing and BER level are for indication only. The values are neither production tested nor guaranteed. 11. Measured according ITU specification G.958 on the OM5800 STM4 demoboard. 12. TDR is bitrate independent.
1998 Feb 09
12
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
TZA3004HL
handbook, full pagewidth
CML INPUT
CML OUTPUT
VI(max) GND VIQH VIH Vi (p-p) VIQL VIL VI(min) VIO VOQL VOL VO(min) VOO VO(max) VOQH VOH Vo (p-p) GND
MGK144
Fig.5 Logic level symbol definitions for CML.
GND COUT or CLOOP -200mV td GND DOUT or DLOOP -200mV
Fig.6 Data to clock delay for CML outputs; COUT to DOUT or CLOOP to DLOOP.
1998 Feb 09
13
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)
TZA3004HL
1.0E+0
1.0E-1
1.0E-2
1.0E-3
1.0E-4
BER
1.0E-5
1.0E-6
1.0E-7
1.0E-8
1.0E-9
1.0E-10 0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
Vin(p-p) in mV
Fig.7
Bit Error Rate versus input signal on DI/DIQ in STM1 mode(155.52 Mbits/s). (A complementary input signal of the indicated value is applied to DI and DIQ).
1998 Feb 09
14
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)
TZA3004HL
1.0E+0
1.0E-1
1.0E-2
1.0E-3
1.0E-4
BER
1.0E-5
1.0E-6
1.0E-7
1.0E-8
1.0E-9
1.0E-10 0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
Vin (p-p) in mV
Fig.8
Bit Error Rate versus input signal on DI/DIQ in STM4 mode (622.08 Mbits/s). (A complementary input signal of the indicated value is applied to DI and DIQ..
1998 Feb 09
15
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)
TZA3004HL
100
10
1
0.1 10 100 1000 10000
Fig.9 Jitter Tolerance in STM4 mode (622.08 Mbits/s). Measured on OM5800 demoboard
TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)
Fig.10 Output waveforms on Data and Clock outputs in STM4 mode (622.08 Mbits/s). (single ended)
1998 Feb 09
16
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
APPLICATION SCHEMATIC
TZA3004HL
handbook, full pagewidth
+3.3 V 10 k CAPUPQ 15 100 nF 100 nF 16 CAPDOQ LOCK 12 10 k 39 +3.3 V LOS
DIN PREAMP (OQ2539) DINQ
33 34
42 43
DOUT DOUTQ COUT COUTQ DLOOP DLOOPQ CLOOP CLOOPQ ENL AREF SEL155 output select loop output normal output
DCSQ 36
TZA3004HL
45 46 6
CREF 38.88/19.44 MHz system clock 21 CREFQ 22
7 3 4 1
REF19 VEE REF39
9 24 GND(1) 17 100 nF 2 1 k 2 1 k > 100 27,28 25, 31 VEE
48 30 37 PC
3.3 nF
1 F
1 H
MGK142
-4.5 V
(1) All GND pins must be connected directly to the PCB ground plane (pins 2, 5, 8, 10, 11, 14, 17, 20, 23, 26, 29, 32, 35, 38, 41, 44 and 47).
Fig.11 Application diagram showing the TZA3004HL configured for 622.08 Mbits/s DCR mode (STM4/OC12).
1998 Feb 09
17
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
APPLICATION INFORMATION (POSITIVE SUPPLY)
TZA3004HL
handbook, full pagewidth handbook, full pagewidth
+3.3 V VCC +3.3 V CAPUPQ CAPUPQ 15 15 100 nF 100 nF 16 CAPDOQ 16 CAPDOQ LOS 39 LOS 39 10 k 10 k +3.3 V 10k +3.3 V 10 k 10 k
LOS
100 nF 100 nF
LOCK 12 LOCK 12 DOUT DOUT DOUTQ DOUTQ COUT COUT COUTQ COUTQ DLOOP DLOOP DLOOPQ DLOOPQ CLOOP CLOOP CLOOPQ CLOOPQ ENL ENL AREF AREF SEL155 SEL155
VCC
LOCK
10k
PREPREAMP AMP (OQ2539) (OQ2539) DIN DIN 33 DINQ 33 DINQ 34 34 DCSQ DCSQ 36 36 42 42 43 43 45 45 46 46 6 6 7 7 3 3 4 4 1 1 48 48 30 30
TZA3004HL TZA3004HL
normal normal output output
=
unused output
38.88/19.44 MHz 38.88/19.44 MHz system clock system clock
CREF CREF 21 CREFQ 21 CREFQ 22 22 REF19 REF19 9 REF39 9 REF39 24 24 GND(1) GND(1) 100 100 nF nF 2 2
loop loop output output output output select select
= main output
VCC
VEE VEE
17 17
27,28 25, 31 25, 31 VEE VEE
VCC
37 37 PC PC
> 100 > 100
VCC
1 1 k k 2 2 1 1 k k 3.3 3.3 nF nF 1 F 1 F1 H 1 H
VCC VCC
MGK142 -4.5 MGK142
-4.5 V V
(1) All GND pins must be connected directly to the PCB +5V (VCC) plane (pins 2, 5, 8, 10, 11, 14, 17, 20, 23, 26, 29, 32, 35, 38, 41, 44 and 47).
Fig.12 Application diagram showing the TZA3004HL configured for 622.08 Mbits/s positive supply application. Note that loopmode outputs are used as outputs. ENL=HIGH selects these outputs. ENL=LOW selects loopmode and normal mode outputs simultaneously.
1998 Feb 09
18
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
PACKAGE OUTLINE LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm
TZA3004HL
SOT313-2
c
y X
36 37
25 24 ZE
A
e
E HE
A A2
A1
(A 3) Lp L detail X
wM pin 1 index 48 1 12 ZD bp D HD wM B vM B vM A 13 bp
e
0
2.5 scale
5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A max. 1.60 A1 0.20 0.05 A2 1.45 1.35 A3 0.25 bp 0.27 0.17 c 0.18 0.12 D (1) 7.1 6.9 E (1) 7.1 6.9 e 0.5 HD 9.15 8.85 HE 9.15 8.85 L 1.0 Lp 0.75 0.45 v 0.2 w 0.12 y 0.1 Z D (1) Z E (1) 0.95 0.55 0.95 0.55 7 0o
o
Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT313-2 REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION
ISSUE DATE 94-12-19 97-08-01
1998 Feb 09
19
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011). Reflow soldering Reflow soldering techniques are suitable for all LQFP packages. Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 C. Wave soldering Wave soldering is not recommended for LQFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.
TZA3004HL
If wave soldering cannot be avoided, the following conditions must be observed: * A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used. * The footprint must be at an angle of 45 to the board direction and must incorporate solder thieves downstream and at the side corners. Even with these conditions, do not consider wave soldering LQFP packages LQFP48 (SOT313-2), LQFP64 (SOT314-2) or LQFP80 (SOT315-1). During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Maximum permissible solder temperature is 260 C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 C within 6 seconds. Typical dwell time is 4 seconds at 250 C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. Repairing soldered joints Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 C.
1998 Feb 09
20
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
DEFINITIONS Data sheet status Objective specification Preliminary specification Product specification Limiting values
TZA3004HL
This data sheet contains target or goal specifications for product development. This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications.
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.
1998 Feb 09
21
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
NOTES
TZA3004HL
1998 Feb 09
22
Philips Semiconductors
Objective specification
SDH/SONET data and clock recovery unit STM1/4 OC3/12
NOTES
TZA3004HL
1998 Feb 09
23
Philips Semiconductors - a worldwide company
Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Fax. +43 160 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 0044 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstrae 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381 Middle East: see Italy Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SAO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA, Tel. +34 3 301 6312, Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZURICH, Tel. +41 1 488 2686, Fax. +41 1 488 3263 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GULTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381 Uruguay: see South America Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777
For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825 (c) Philips Electronics N.V. 1998
Internet: http://www.semiconductors.philips.com
SCA57
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
425102/200/01/pp24
Date of release: 1998 Feb 09
Document order number:
9397 750 03271

▲Up To Search▲

Price & Availability of TZA3004HL

	To Download TZA3004HL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .